[PDF] In Praise of Computer Organization and Design: The Hardware

View - Download In Praise of Computer Organization and Design: The Hardware

Previous PDF

Next PDF

In Praise of Computer Organization and Design: The Hardware/

Software Interface, Fifth Edition

Textbook selection is o en a frustrating act of compromise"pedagogy, content coverage, quality of exposition, level of rigor, cost. Computer Organization and Design is the rare book that hits all the right notes across the board, without compromise. It is not only the premier computer organization textbook, it is a shining example of what all computer science textbooks could and should be.Ž "Michael Goldweber, Xavier University I have been using Computer Organization and Design for years, from the very rst edition. e new Fi h Edition is yet another outstanding improvement on an already classic text. e evolution from desktop computing to mobile computing to Big Data brings new coverage of embedded processors such as the ARM, new material on how so ware and hardware interact to increase performance, and cloud computing. All this without sacri cing the fundamentals.Ž "Ed Harcourt, St. Lawrence University To Millennials: Computer Organization and Design is the computer architecture book you should keep on your (virtual) bookshelf. e book is both old and new, because it develops venerable principles"Moore's Law, abstraction, common case fast, redundancy, memory hierarchies, parallelism, and pipelining"but illustrates them with contemporary designs, e.g., ARM Cortex A8 and Intel Core i7.Ž "Mark D. Hill, University of Wisconsin-Madison  e new edition of Computer Organization and Design keeps pace with advances in emerging embedded and many-core (GPU) systems, where tablets and smartphones will are quickly becoming our new desktops. is text acknowledges these changes, but continues to provide a rich foundation of the fundamentals in computer organization and design which will be needed for the designers of hardware and so ware that power this new class of devices and systems.Ž "Dave Kaeli, Northeastern University  e Fi h Edition of Computer Organization and Design provides more than an introduction to computer architecture. It prepares the reader for the changes necessary to meet the ever-increasing performance needs of mobile systems and big data processing at a time that di culties in semiconductor scaling are making all systems power constrained. In this new era for computing, hardware and so ware must be co- designed and system-level architecture is as critical as component-level optimizations.Ž "Christos Kozyrakis,

Stanford University

Patterson and Hennessy brilliantly address the issues in ever-changing computer hardware architectures, emphasizing on interactions among hardware and so ware components at various abstraction levels. By interspersing I/O and parallelism concepts with a variety of mechanisms in hardware and so ware throughout the book, the new edition achieves an excellent holistic presentation of computer architecture for the PostPC era. is book is an essential guide to hardware and so ware professionals facing energy e ciency and parallelization challenges in Tablet PC to cloud computing.Ž "Jae C. Oh, Syracuse University

This page intentionally left blank

Computer Organization and Design

THE HARDWARE/SOFTWARE INTERFACE FIFTH EDITION

David A. Patterson has been teaching computer architecture at the University of California, Berkeley, since joining the faculty in 1977, where he holds the Pardee Chair of Computer Science. His teaching has been honored by the Distinguished Teaching Award from the University of California, the Karlstrom Award from ACM, and the Mulligan Education Medal and Undergraduate Teaching Award from IEEE. Patterson received the IEEE Technical Achievement Award and the ACM Eckert-Mauchly Award for contributions to RISC, and he shared the IEEE Johnson Information Storage Award for contributions to RAID. He also shared the IEEE John von Neumann Medal and the C & C Prize with John Hennessy. Like his co-author, Patterson is a Fellow of the American Academy of Arts and Sciences, the Computer History Museum, ACM, and IEEE, and he was elected to the National Academy of Engineering, the National Academy of Sciences, and the Silicon Valley Engineering Hall of Fame. He served on the Information Technology Advisory Committee to the U.S. President, as chair of the CS division in the Berkeley EECS department, as chair of the Computing Research Association, and as President of ACM. ? is record led to Distinguished Service Awards from ACM and CRA. At Berkeley, Patterson led the design and implementation of RISC I, likely the ? rst VLSI reduced instruction set computer, and the foundation of the commercial SPARC architecture. He was a leader of the Redundant Arrays of Inexpensive Disks (RAID) project, which led to dependable storage systems from many companies. He was also involved in the Network of Workstations (NOW) project, which led to cluster technology used by Internet companies and later to cloud computing. ? ese projects earned three dissertation awards from ACM. His current research projects are Algorithm-Machine-People and Algorithms and Specializers for Provably Optimal Implementations with Resilience and E? ciency. ? e AMP Lab is developing scalable machine learning algorithms, warehouse-scale-computer-friendly programming models, and crowd-sourcing tools to gain valuable insights quickly from big data in the cloud. ? e ASPIRE Lab uses deep hardware and so? ware co-tuning to achieve the highest possible performance and energy e? ciency for mobile and rack computing systems. John L. Hennessy is the tenth president of Stanford University, where he has been a member of the faculty since 1977 in the departments of electrical engineering and computer science. Hennessy is a Fellow of the IEEE and ACM; a member of the National Academy of Engineering, the National Academy of Science, and the American Philosophical Society; and a Fellow of the American Academy of Arts and Sciences. Among his many awards are the 2001 Eckert-Mauchly Award for his contributions to RISC technology, the 2001 Seymour Cray Computer Engineering Award, and the 2000 John von Neumann Award, which he shared with David Patterson. He has also received seven honorary doctorates. In 1981, he started the MIPS project at Stanford with a handful of graduate students. A? er completing the project in 1984, he took a leave from the university to cofound MIPS Computer Systems (now MIPS Technologies), which developed one of the ? rst commercial RISC microprocessors. As of 2006, over 2 billion MIPS microprocessors have been shipped in devices ranging from video games and palmtop computers to laser printers and network switches. Hennessy subsequently led the DASH (Director Architecture for Shared Memory) project, which prototyped the ? rst scalable cache coherent multiprocessor; many of the key ideas have been adopted in modern multiprocessors. In addition to his technical activities and university responsibilities, he has continued to work with numerous start-ups both as an early-stage advisor and an investor.

Computer Organization and Design

THE HARDWARE/SOFTWARE INTERFACE

David A. Patterson

University of California, Berkeley

John L. Hennessy

Stanford University

AMSTERDAM € BOSTON € HEIDELBERG € LONDON

NEW YORK € OXFORD € PARIS € SAN DIEGO

SAN FRANCISCO € SINGAPORE € SYDNEY € TOKYO

Morgan Kaufmann is an imprint of Elsevier

With contributions by

Perry Alexander

e University of Kansas

Peter J. Ashenden

Ashenden Designs Pty Ltd

Jason D. Bakos

University of South Carolina

Javier Bruguera

Universidade de Santiago de Compostela

Jichuan Chang

Hewlett-Packard

Matthew Farrens

University of California, Davis David Kaeli Northeastern University

Nicole Kaiyan

University of Adelaide

David Kirk

NVIDIA

James R. Larus

School of Computer and

Communications Science at EPFL

Jacob Leverich

Hewlett-Packard Kevin LimHewlett-Packard

John Nickolls

NVIDIA

John Oliver

Cal Poly, San Luis Obispo

Milos Prvulovic

Georgia Tech

Partha Ranganathan

Hewlett-Packard

FIFTH EDITION

Library of Congress Cataloging-in-Publication Data

Patterson, David A.

Computer organization and design: the hardware/so? ware interface/David A. Patterson, John L. Hennessy. " 5th ed.

p. cm. " (? e Morgan Kaufmann series in computer architecture and design) Rev. ed. of: Computer organization and design/John L. Hennessy, David A. Patterson. 1998.

Summary: Presents the fundamentals of hardware technologies, assembly language, computer arithmetic, pipelining, memory hierarchies

and I/OŽ" Provided by publisher.

ISBN 978-0-12-407726-3 (pbk.)

1. Computer organization. 2. Computer engineering. 3. Computer interfaces. I. Hennessy, John L. II. Hennessy, John L. Computer

organization and design. III. Title.

British Library Cataloguing-in-Publication Data

A catalogue record for this book is available from the British Library ISBN: 978-0-12-407726-3 Acquiring Editor: Todd Green

Development Editor: Nate McFadden

Project Manager: Lisa Jones

Designer: Russell Purdy

Morgan Kaufmann is an imprint of Elsevier

? e Boulevard, Langford Lane, Kidlington, Oxford, OX5 1GB

225 Wyman Street, Waltham, MA 02451, USA

Copyright © 2014 Elsevier Inc. All rights reserved

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including

photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher. Details on how

to seek permission, further information about the Publisher"s permissions policies and our arrangements with organizations such as the

Copyright Clearance Center and the Copyright Licensing Agency, can be found at our website: www.elsevier.com/permissions

? is book and the individual contributions contained in it are protected under copyright by the Publisher (other than as may be noted

herein).

Notices

Knowledge and best practice in this ? eld are constantly changing. As new research and experience broaden our understanding, changes in

research methods or professional practices, may become necessary. Practitioners and researchers must always rely on their own experience

and knowledge in evaluating and using any information or methods described herein. In using such information or methods they should be

mindful of their own safety and the safety of others, including parties for whom they have a professional responsibility.

To the fullest extent of the law, neither the publisher nor the authors, contributors, or editors, assume any liability for any injury and/

or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods,

products, instructions, or ideas contained in the material herein.

For information on all MK publications visit our

website at w ww.mkp.com

Printed and bound in the United States of America

1 3 1 4 1 5 1 6 1 0 9 8 7 6 5 4 3 2 1

To Linda,

who has been, is, and always will be the love of my life

ACKNOWLEDGMENTS

Figures 1.7, 1.8 Courtesy of iFixit (

www.i xit.com ).

Figure 1.9 Courtesy of Chipworks (

www.chipworks.com ).

Figure 1.13 Courtesy of Intel.

Figures 1.10.1, 1.10.2, 4.15.2 Courtesy of the Charles Babbage Institute, University of Minnesota Libraries, Minneapolis.

Figures 1.10.3, 4.15.1, 4.15.3, 5.12.3, 6.14.2 Courtesy of IBM. Figure 1.10.4 Courtesy of Cray Inc. Figure 1.10.5 Courtesy of Apple Computer, Inc. Figure 1.10.6 Courtesy of the Computer History Museum. Figures 5.17.1, 5.17.2 Courtesy of Museum of Science, Boston. Figure 5.17.4 Courtesy of MIPS Technologies, Inc. Figure 6.15.1 Courtesy of NASA Ames Research Center.

Contents

Preface xv

CHAPTERS

1

Computer Abstractions and Technology

2

1.1 Introduction 3

1.2 Eight Great Ideas in Computer Architecture 11

1.3 Below Your Program 13

1.4 Under the Covers 16

1.5 Technologies for Building Processors and Memory 24

1.6 Performance 28

1.7 ? e Power Wall 40

1.8 ? e Sea Change: ? e Switch from Uniprocessors to

Multiprocessors 43

1.9 Real Stu? : Benchmarking the Intel Core i7 46

1.10 Fallacies and Pitfalls 49

1.11 Concluding Remarks 52

1.12 Historical Perspective and Further Reading 54

1.13 Exercises 54

2

Instructions: Language of the Computer

60

2.1 Introduction 62

2.2 Operations of the Computer Hardware 63

2.3 Operands of the Computer Hardware 66

2.4 Signed and Unsigned Numbers 73

2.5 Representing Instructions in the Computer 80

2.6 Logical Operations 87

2.7 Instructions for Making Decisions 90

2.8 Supporting Procedures in Computer Hardware 96

2.9 Communicating with People 106

2.10 MIPS Addressing for 32-Bit Immediates and Addresses 111

2.11 Parallelism and Instructions: Synchronization 121

2.12 Translating and Starting a Program 123

2.13 A C Sort Example to Put It All Together 132

2.14 Arrays versus Pointers 141

x Contents

2.15 Advanced Material: Compiling C and Interpreting Java 145

2.16 Real Stu? : ARMv7 (32-bit) Instructions 145

2.17 Real Stu? : x86 Instructions 149

2.18 Real Stu? : ARMv8 (64-bit) Instructions 158

2.19 Fallacies and Pitfalls 159

2.20 Concluding Remarks 161

2.21 Historical Perspective and Further Reading 163

2.22 Exercises 164

3

Arithmetic for Computers

176

3.1 Introduction 178

3.2 Addition and Subtraction 178

3.3 Multiplication 183

3.4 Division 189

3.5 Floating Point 196

3.6 Parallelism and Computer Arithmetic: Subword Parallelism 222

3.7 Real Stu? : Streaming SIMD Extensions and Advanced Vector

Extensions in x86 224

3.8 Going Faster: Subword Parallelism and Matrix Multiply 225

3.9 Fallacies and Pitfalls 229

3.10 Concluding Remarks 232

3.11 Historical Perspective and Further Reading 236

3.12 Exercises 237

4

The Processor

242

4.1 Introduction 244

4.2 Logic Design Conventions 248

4.3 Building a Datapath 251

4.4 A Simple Implementation Scheme 259

4.5 An Overview of Pipelining 272

4.6 Pipelined Datapath and Control 286

4.7 Data Hazards: Forwarding versus Stalling 303

4.8 Control Hazards 316

4.9 Exceptions 325

4.10 Parallelism via Instructions 332

4.11 Real Stu? : ? e ARM Cortex-A8 and Intel Core i7 Pipelines 344

4.12 Going Faster: Instruction-Level Parallelism and Matrix

Multiply 351

4.13 Advanced Topic: An Introduction to Digital Design Using a Hardware

Design Language to Describe and Model a Pipeline and More Pipelining

Illustrations 354

Contents xi

4.14 Fallacies and Pitfalls 355

4.15 Concluding Remarks 356

4.16 Historical Perspective and Further Reading 357

4.17 Exercises 357

5

Large and Fast: Exploiting Memory Hierarchy 372

5.1 Introduction 374

5.2 Memory Technologies 378

5.3 ? e Basics of Caches 383

5.4 Measuring and Improving Cache Performance 398

5.5 Dependable Memory Hierarchy 418

5.6 Virtual Machines 424

5.7 Virtual Memory 427

5.8 A Common Framework for Memory Hierarchy 454

5.9 Using a Finite-State Machine to Control a Simple Cache 461

5.10 Parallelism and Memory Hierarchies: Cache Coherence 466

5.11 Parallelism and Memory Hierarchy: Redundant Arrays of

Inexpensive Disks 470

5.12 Advanced Material: Implementing Cache Controllers 470

5.13 Real Stu? : ? e ARM Cortex-A8 and Intel Core i7 Memory

Hierarchies 471

5.14 Going Faster: Cache Blocking and Matrix Multiply 475

5.15 Fallacies and Pitfalls 478

5.16 Concluding Remarks 482

5.17 Historical Perspective and Further Reading 483

5.18 Exercises 483

6

Parallel Processors from Client to Cloud

500

6.1 Introduction 502

6.2 ? e Di? culty of Creating Parallel Processing Programs 504

6.3 SISD, MIMD, SIMD, SPMD, and Vector 509

6.4 Hardware Multithreading 516

6.5 Multicore and Other Shared Memory Multiprocessors 519

6.6 Introduction to Graphics Processing Units 524

6.7 Clusters, Warehouse Scale Computers, and Other

Message-Passing Multiprocessors 531

6.8 Introduction to Multiprocessor Network Topologies 536

6.9 Communicating to the Outside World: Cluster Networking 539

6.10 Multiprocessor Benchmarks and Performance Models 540

6.11 Real Stu? : Benchmarking Intel Core i7 versus NVIDIA Tesla

GPU 550

xii Contents

6.12 Going Faster: Multiple Processors and Matrix Multiply 555

6.13 Fallacies and Pitfalls 558

6.14 Concluding Remarks 560

6.15 Historical Perspective and Further Reading 563

6.16 Exercises 563

APPENDICES

A

Assemblers, Linkers, and the SPIM Simulator A-2

A.1 Introduction A-3

A.2 Assemblers A-10

A.3 Linkers A-18

A.4 Loading A-19

A.5 Memory Usage A-20

A.6 Procedure Call Convention A-22

A.7 Exceptions and Interrupts A-33

A.8 Input and Output A-38

A.9 SPIM A-40

A.10 MIPS R2000 Assembly Language A-45

A.11 Concluding Remarks A-81

A.12 Exercises A-82

B

The Basics of Logic Design

B-2

B.1 Introduction B-3

B.2 Gates, Truth Tables, and Logic Equations B-4

B.3 Combinational Logic B-9

B.4 Using a Hardware Description Language B-20

B.5 Constructing a Basic Arithmetic Logic Unit B-26

B.6 Faster Addition: Carry Lookahead B-38

B.7 Clocks B-48

B.8 Memory Elements: Flip-Flops, Latches, and Registers B-50

B.9 Memory Elements: SRAMs and DRAMs B-58

B.10 Finite-State Machines B-67

B.11 Timing Methodologies B-72

B.12 Field Programmable Devices B-78

B.13 Concluding Remarks B-79

B.14 Exercises B-80

Index I-1

Contents xiii

ONLINE CONTENT

Graphics and Computing GPUs

C-2

C.1 Introduction C-3

C.2 GPU System Architectures C-7

C.3 Programming GPUs C-12

C.4 Multithreaded Multiprocessor Architecture C-25

C.5 Parallel Memory System C-36

C.6 Floating Point Arithmetic C-41

C.7 Real Stu : e NVIDIA GeForce 8800 C-46

C.8 Real Stu : Mapping Applications to GPUs C-55

C.9 Fallacies and Pitfalls C-72

C.10 Concluding Remarks C-76

C.11 Historical Perspective and Further Reading C-77

Mapping Control to Hardware

D-2

D.1 Introduction D-3

D.2 Implementing Combinational Control Units D-4 D.3 Implementing Finite-State Machine Control D-8 D.4 Implementing the Next-State Function with a Sequencer D-22

D.5 Translating a Microprogram to Hardware D-28

D.6 Concluding Remarks D-32

D.7 Exercises D-33

A Survey of RISC Architectures for Desktop, Server, and Embedded Computers E-2

E.1 Introduction E-3

E.2 Addressing Modes and Instruction Formats E-5

E.3 Instructions: e MIPS Core Subset E-9

E.4 Instructions: Multimedia Extensions of the Desktop/Server RISCs E-16 E.5 Instructions: Digital Signal-Processing Extensions of the Embedded

RISCs E-19

E.6 Instructions: Common Extensions to MIPS Core E-20

E.7 Instructions Unique to MIPS-64 E-25

E.8 Instructions Unique to Alpha E-27

E.9 Instructions Unique to SPARC v9 E-29

E.10 Instructions Unique to PowerPC E-32

E.11 Instructions Unique to PA-RISC 2.0 E-34

E.12 Instructions Unique to ARM E-36

E.13 Instructions Unique to umb E-38

E.14 Instructions Unique to SuperH E-39

C D E xiv Contents

E.15 Instructions Unique to M32R E-40

E.16 Instructions Unique to MIPS-16 E-40

E.17 Concluding Remarks E-43

Glossary G-1

Further Reading FR-1

Preface

? e most beautiful thing we can experience is the mysterious. It is the source of all true art and science.

Albert Einstein

, What I Believe, 1930

About This Book

We believe that learning in computer science and engineering should re? ect the current state of the ? eld, as well as introduce the principles that are shaping computing. We also feel that readers in every specialty of computing need to appreciate the organizational paradigms that determine the capabilities, performance, energy, and, ultimately, the success of computer systems. Modern computer technology requires professionals of every computing specialty to understand both hardware and so? ware. e interaction between hardware and so? ware at a variety of levels also o ers a framework for understanding the fundamentals of computing. Whether your primary interest is hardware or so? ware, computer science or electrical engineering, the central ideas in computer organization and design are the same. us, our emphasis in this book is to show the relationship between hardware and so? ware and to focus on the concepts that are the basis for current computers.quotesdbs_dbs14.pdfusesText_20

[PDF] computer hardware and networking books free download pdf in english

[PDF] computer hardware and networking books free download pdf in gujarati

[PDF] computer hardware and networking books free download pdf in telugu

[PDF] computer hardware and networking books in hindi

[PDF] computer hardware and networking course books free download pdf

[PDF] computer hardware and networking notes pdf free download

[PDF] computer hardware and networking notes pdf in marathi language

[PDF] computer hardware and networking pdf

[PDF] computer hardware and networking pdf in hindi

[PDF] computer hardware and networking projects pdf

[PDF] computer hardware bible pdf

[PDF] computer hardware book pdf

[PDF] computer hardware course hindi pdf

[PDF] computer hardware course in bengali pdf download

[PDF] computer hardware pdf