[PDF] [PDF] Microprocessor Counter and Time Delay - Lucknow University

5 avr 2020 · B Tech-IV Sem Fundamentals of Microprocessor time delay required and then the register is repeated 10 times, using outer loop to 



Previous PDF Next PDF





[PDF] Microprocessor Counter and Time Delay - Lucknow University

5 avr 2020 · B Tech-IV Sem Fundamentals of Microprocessor time delay required and then the register is repeated 10 times, using outer loop to 



[PDF] 8086 Microprocessor (cont) - NPTEL

8086 has a 20 bit address bus can access upto 220 memory locations timing diagram can be categorized in two parts, the first is somewhat delayed in T 2



[PDF] LECTURE NOTES ON COURSE CODE:BCS- 301 - VSSUT

the Intel 8088 for their personal computer (IBM-PC) 8086 microprocessor made For example, let us assume that a delay is needed three times in a program



[PDF] 8086 16-BIT HMOS MICROPROCESSOR 8086/8086-2/8086-1

The Intel 8086 high performance 16-bit CPU is available in three clock rates: 5, 8 and 10 MHz The CPU is CLOCK: provides the basic timing for the processor and bus controller ning of T2 as opposed to the read which is delayed



[PDF] Microprocessor - Darshan Institute of Engineering and Technology

The control unit provides the necessary timing and control signals to all the operations READY (Input) This signal is used to delay the microprocessor read or write Ans The 8086 microprocessor has a total of fourteen registers that are  



[PDF] 8086 Processors - AITS-TPT

•It requires single phase clock with 33 duty cycle to provide internal timing • In a minimum mode 8086 system, the microprocessor 8086 is operated in minimum mode by strapping is somewhat delayed in T2 to provide time for floating)



[PDF] UNIT-1 INTRODUCTION TO 8086

Pin diagram of 8086 ✓ Minimum mode Maximum mode system operation ✓ Timing diagrams INTRODUCTION TO MICROPROCESSOR: OVERVIEW OF A 



[PDF] 80C86 Datasheet - Renesas Electronics Corporation

13 juil 2018 · CMOS 16-Bit Microprocessor 8086 hardware and software designs Related Literature CLOCK: Provides the basic timing for the processor and bus controller read which is delayed somewhat into t2 to provide time for

[PDF] timing of commission payments

[PDF] timothy b smith net worth

[PDF] tin hong kong

[PDF] tin italy

[PDF] tin italy generator

[PDF] tin number lookup

[PDF] tioga county

[PDF] tips for port canaveral cruise terminal

[PDF] tips for reading math textbooks

[PDF] tirage bébé quand consulter

[PDF] tisane paris 20

[PDF] tisane paris lotus

[PDF] tisane vrac paris

[PDF] tissue freezing medium vs oct

[PDF] title 15

COUNTERS AND TIME

DELAYS

LECTURE 3

Er. Priyanka SinghAssistant ProfessorFaculty of Engineering & TechnologyUniversity of LucknowB.Tech-IV SemFundamentals of Microprocessor

•A counter is designed simply by loading appropriate number into one of the registers and using INR or

DNR instructions.

•Loop is established to update the count. •Each count is checked to determine whether it has reached final number ;if not, the loop is repeated.

COUNTER AND TIME DELAYS

TIME DELAY

Procedure used to design a specific delay.

A register is loaded with a number , depending on the time delay required and then the register is

decremented until it reaches zero by setting up a loop with conditional jump instruction. Time delay using

One register:

LABEL OPCODE OPERAND COMMENTS T

STATES

MVI C,FFH ;Load register C 7 DCR C ;Decrement C 4 JNZ LOOP ;Jump back to 10/7 decrement C

Clock frequency of the system = 2 MHz

Clock period= 1/T= 0.5 μs

Time to execute MVI = 7 T states * 0.5= 3.5 μs

Time Delay in Loop TL= T*Loop T states * N10

= 0.5 * 14* 255 = 1785 μs = 1.8 ms N10 = Equivalent decimal number of hexadecimal count loaded in the delay register

TLA= Time to execute loop instructions

=TL -(3T states* clock period)=1785-1.5=1783.5 μs LOOP:

TIME DELAY USING A REGISTER PAIR

Label Opcode Operand Comments T states LXI B,2384H Load BC with 16-bit count 10

LOOP: DCX B Decrement BC by 1 6

MOV A,C Place contents of C in A 4 ORA B OR B with C to set Zero flag 4 JNZ LOOP if result not equal to 0 , 10/7 jump back to loop

Time Delay in Loop TL= T*Loop T states * N10

= 0.5 * 24* 9092 = 109 ms

Time Delay using a LOOP within a LOOP

MVI B,38H 7T Delay in Loop TL1=1783.5 μs LOOP2: MVI C,FFH 7T Delay in Loop TL2= (0.5*21+TL1)*56

LOOP1: DCR C 4T =100.46ms

JNZ LOOP1 10/7 T

DCR B 4T

JNZ LOOP 2 10/7T

Flowchart

for time delay with two loops

Flowchart of a counter with time delay

ILLUSTRATIVE PROGRAM: HEXADECIMAL

COUNTER

Write a Program to count continuously from FFH to 00H using register C with delay count 8CH between each count and

display the number at one of the output ports.

MVI B,00H

NEXT: DCR B

MVI C,8CH

DELAY: DCR C

JNZ DELAY

MOV A,B

OUT PORT#

JMP NEXT

ILLUSTRATIVE PROGRAM: ZERO TO NINE

(M

ODULO TEN) COUNTER

START: MVI B,00H

MOV A,B

DSPLAY: OUT PORT #

LXI H,16-bit

LOOP: DCX H

MOV A,L

ORA H

JNZ LOOP

INR B

MOV A,B

CPI 0AH

JNZ DSPLAY

JZ START

Start

Initialize counter

Display Output

Load Delay register

Decrement Delay register

Is Delay register=0?

Next Count

Is count =0AH?

If yes, Initialize counter

If no, Display Output

ILLUSTRATIVE PROGRAM:

GENERATING PULSE WAVEFORMS

•Generates a continuous square wave with the period of 500 Micro Sec. Assume the system clock period is

325ns, and use bit D0

output the square wave. •Delay outside loop: T0=46

T states * 325=14.95 micro

sec. •Loop delay: TL=4.5 micro sec •Total Td=To+TL

Count=34 H

DEBUGGING COUNTER AND

TIME

DELAY PROGRAMS

It is designed to count from 100(base 10) to 0 in Hex continuously with a 1 second delay between each count. The delay is set up using two loops. The inner loop is executed to provide approximately

100ms delay and is

repeated 10 times, using outer loop to provide a total delay of 1 second. The clock period of system is 330ns.quotesdbs_dbs20.pdfusesText_26