[PDF] Intel 8086 MICROPROCESSOR ARCHITECTURE PDF intelarchitecture.pdf

1 Intel 8086 MICROPROCESSOR ARCHITECTURE 8086 has a 20 bit address bus can access up to 220 memory 4 Intel 8086 Internal Architecture

Previous PDF

Next PDF

[PDF] 8086 ARCHITECTURE

The least significant byte of a word on an 8086 family microprocessor is at the lower address The 8086 has two parts, the Bus Interface Unit (BIU) and the

[PDF] UNIT-1 INTRODUCTION TO 8086

Architecture of 8086 microprocessor ✓ Register organization ✓ 8086 flag register and its functions ✓ Addressing modes of 8086 ✓ Pin diagram of 8086

[PDF] Intel 8086 MICROPROCESSOR ARCHITECTURE

1 Intel 8086 MICROPROCESSOR ARCHITECTURE 8086 has a 20 bit address bus can access up to 220 memory 4 Intel 8086 Internal Architecture

[PDF] 8086 Architecture

The 8086 microprocessor is internally divided into two separate functional unit: a Bus Interface Unit: This unit fetches instructions, reads data from memory and

[PDF] 8086 MICROPROCESSOR

Software architecture of the INTEL 8086 ▫ Memory segmentation and addressing ▫ Block diagram of 8086 ▫ Address space Data organization

[PDF] Microprocessor - Darshan Institute of Engineering and Technology

The architecture of microprocessor 8085 can be divided into seven parts as follows: 8086 1 Draw and explain 8086 Logical Block diagram Figure: 8086

[PDF] The 8086 Microprocessor - BBAU

Draw the pin diagram of 8086 Ans There For a small system in which only one 8086 microprocessor is employed as a CPU, the system 8086 architecture employs parallel processing—i e , both the units (BIU and EU) work at the same

[PDF] 8086 Microprocessor (cont) - NPTEL

This is a single microprocessor configuration Internal Architecture of 8086 ( cont ) I/O controls Block Diagram of the Minimum Mode 8086 MPU Minimum

[PDF] Microprocessor 8086

Fig 2: Architecture of 8086 Microprocessor Bus Interface Unit (BIU): • It provides a full 16 bit bidirectional data bus and 20 bit address bus • The bus interface

[PDF] LECTURE NOTES ON COURSE CODE:BCS- 301 - VSSUT

secondary) and I/O devices as shown in the block diagram in Fig 1 microprocessor is similar to 8086 processor in architecture ,but the basic difference is it

Physicala

APdre(red200er

BrdtP)2d)Sr2

2gsmynRs1c

Mpielne earchlietu.

Mre ne eehlie nnehne e nneue

ieee ilneae.

Mcpie enuuieueier !ep"#euin.

Mcpieu$lnea %earechlie&lnin.

M'enl(elnearehline ehe)enl(elne

ehin.

Mcpie neilu*e nne e i ehne

+,ce+,a-e e+are.e+a/. eMmrelnenl&eieu ielei)en%e lle e *l.

Mcpie eu0ineueierelniilehine

0ee e1neieleeie

nueuelniile*il.

Mcpie1lne2-3eu)enuu.

Mc+e eule eleleu 4 &.

Mc+nne &ne0e5eie666665

oPhysicala cPhysRhmicBR6bOys6ynRs rPhysRhmicmR6bOys6ynRscfVcala

Mala cbm1cyufcTif6o1cwPScmhxc2Sp

mxxRs11s1cfhcybscTn1s1cVfRc2Sp M)bsc wPSc CsRVfR:1c miic Tn1c fCsRmyOfh1c 1n6bc m1c

Oh1yRn6yOfhc Vsy6bOhIHc RsmxOhIc mhxc uROyOhIc

fCsRmhx1c VfRc :s:fR3c mhxc 6mi6nimyOhIc ybsc mxxRs11s1c fVc ybsc :s:fR3c fCsRmhx1pc )bsc

Oh1yRn6yOfhc T3ys1c mRsc yRmh1VsRRsxc yfc ybsc

Oh1yRn6yOfhc4nsnsp

131ys:cT3ysc4nsnsp

RsIO1ysR1HcPh1yRn6yOfhcCfOhysRHcBxxRs11c

mxxsRp gimIcRsIO1ysRp

A2D2dS)Pe5cS5P)

M9s6fxs1cOh1yRn6yOfh1cVsy6bsxcT3cybscwPS

MFshsRmysc6fhyRfic1OIhmi1H

M2+s6nys1cOh1yRn6yOfh1p

)bsc:mOhcCmRy1cmRsX

MdfhyRficdOR6nOyR3

MPh1yRn6yOfhcxs6fxsR

MB8S 2M2e mMme oMoe rMre yA mA yd rdssss sGnatssss sGnatssssi3sGnat

Phhysyical

Acdr ely(a2 0cac

Bacht2)lS(ar

Acdr2)lS(ar

Bly hr2g(mrn

0rdaS(caSl(2g(mrnPR

AR eR 0R )lS(ar g(mrnssss sGnatssss sGnatssssi3sGnat

Phhysyical

Acdr ely(a2 0cac

Bacht2)lS(ar

Acdr2)lS(ar

Bly hr2g(mrn

0rdaS(caSl(2g(mrn1R1e6bgOf26fgb2V2ur(r ci2)y Tldr2orwSdar d

41R1e6bgOf26fgb2V2ur(r ci2)y Tldr2orwSdar d

pieln iarcahtni y y y i3,Gnats(F7sta6F7csn!sr•sF7)nta7F- i.)lS(ar 2P(m2g(mrn2orwSdar d /&t7csa6s077Ps6++t7as(ccF7tt7t*

LnbbsG7scnt"&tt7cs&!c7Fsa'7smd&-

yA4sya("0sP6n!a7F mA4sm(t7sA6n!a7F ii/yd4sy6&F"7sd!c72sF7)nta7F

5sntsF76&nF7cs+6Fst6h7staFn!)s6P7F(an6!t

a'7srysn!staFn!)s6P7F(an6!t* /rd4sr7tan!(an6!sd!c72sF7)nta7F a'7s7ysn!staFn!)s6P7F(an6!t* ta6F7csn!s(FF(It i81R1e6bgOf26fgb2V2xicw2orwSdar a'7s7&s* /d!s . 3s1'7s7&s"6!a(n!t

9s(si3sGnas+b()sF7)nta7F

9;s+b()ts5"6!aF6bs uuuu.uuru ec p2
OCr 2:ilI0S rhaSl(2g(ar yTab cTsBSw(

Hr lPynSiSc p
)c Sap2
62326(ydrm
i;1R1e6bgOf26fgb2V2xicw2orwSdar xicw)y Tldr
PF6)F(hts(!csPF6"7c&F7ts*
n!taF&"an6!
727"&an6!sy=i>s!7)(anN7Esy=.
i?xicw)y Tldr
1F(Ps%1<-2s"6!aF6bs+b()
+7(a&F7* d!a7FF&Pas%d<-2s"6!aF6bs+b()* rnF7"an6!s%r<-2s"6!aF6bs+b()* a'7s"(P("naIs6+sa'7sD("'n!7
2Physical Ai acAdAre(2A0y2aBcyt
PNNrPIb rmirGoG64dG5rdsG•rdsGrAynny7m•trsaFFG• )SAgAmnR
OrAgAn!rdsGr3Gi4ndrmir•ydr(G3y
frAgAb!r#mdriG)G•rmiry•G uTfAowxP0r)1PATwoxApuoTC +y•dam•i
M:IH3cyAo Bctiscal A4iyiyAp4C

MxRyAfy2+y cA0y2aBcytBAp1f8ADf8APf8AffC5

MxRyAo Bctiscal A6la cytApo6C5

MxRyA)99tyBBAfi++a 2AHelsFApXC

LxEPA4TPTPAp4C
a Bctiscal ABcty(+A&iyiyAdyrmcFnGcG•drarpipeline architecture. iG14G•dmanrm•id346dmy•h $fy2+y cy9Aµy+lt3 +y5GriGtcG•dr5'6-7
NadariGtcG•dr5'6-7

4od3ariGtcG•dr5'6-7
#aiG5ri"idGcrmiry3ta•m(G5rair iGtcG•dG5rcGcy3"h y,sGr+9/r$%$rmira#nGrdyr a553Giir :#"dGryArcGcy3"h y,sGr+ycFnGdGrFs"im6ann"r a)amna#nGrcGcy3"rca"r#Gr iGtcG•dihnnnnn rrrrr6R3Bas(eAµy+lt3 ;M,sGrim(GryArGa6sriGtcG•drmir'r6-
A4•6dmy•h

3Gd43•ra553GiiGih
M,sGr r#mdr6y•dG•diryArdsGriGtcG•dr3GtmidG3irm•rdsGr-./r = fy2+y cAty2aBcytB
3GtmidG3i
eda60reGtcG•dr5ee7r3GtmidG3h
MPnnra3Gr r#mdr3GtmidG3ih
M4a6sryArdsGreGtcG•dr3GtmidG3iridy3GrdsGr4FFG3r *r
6y33GiFy•5m•triGtcG•dih

22Memory Address Generation
Physical Address (20 Bits)AdderSegment Register (16 bits)0 0 0 0Offset Value (16 bits) 23

24•The following examples shows the CS:IP scheme of
address formation:
Inserting a hexadecimal 0H (0000B)
with the CSR or shifting the CSR four binary digits left
3 4 B A 0 ( C S ) +

8 A B 4 ( I P )

3 D 6 5 4 (next address)34BA8AB4CSIP
34BA0
3D654
44B9FCode segment

8AB4 (offset)

25Segment and Address register
combination •CS:IP •SS:SPSS:BP •DS:BXDS:SI •DS:DI (for other than string operations) •ES:DI (for string operations)
26Summary of Registers & Pipeline of 8086 µP
AHAL BHBL CHCL DHDL SP BP SI DI
FLAGSD
E C O D E R ALUAX BX CX
DXEUEU

Timing
controlSP BP
Default AssignmentBIUBIU
IP
CSDSESSS

PIPELINE
(or)
QUEUEC
O D E O U TC O D E I NIPBX DI
SIDIFetch &
store code bytes in
PIPELINE
27
quotesdbs_dbs11.pdfusesText_17

[PDF] [PDF] Intel 8086 MICROPROCESSOR ARCHITECTURE

Physicala

APdre(red200er

BrdtP)2d)Sr2

2gsmynRs1c

Mpielne earchlietu.

Mre ne eehlie nnehne e nneue

Mcpie enuuieueier !ep"#euin.

Mcpieu$lnea %earechlie&lnin.

M'enl(elnearehline ehe)enl(elne

Mcpie neilu*e nne e i ehne

Mcpie eu0ineueierelniilehine

0ee e1neieleeie

Mcpie1lne2-3eu)enuu.

Mc+e eule eleleu 4 &.

Mc+nne &ne0e5eie666665

Mala cbm1cyufcTif6o1cwPScmhxc2Sp

Oh1yRn6yOfhc Vsy6bOhIHc RsmxOhIc mhxc uROyOhIc

Oh1yRn6yOfhc T3ys1c mRsc yRmh1VsRRsxc yfc ybsc

Oh1yRn6yOfhc4nsnsp

131ys:cT3ysc4nsnsp

RsIO1ysR1HcPh1yRn6yOfhcCfOhysRHcBxxRs11c

A2D2dS)Pe5cS5P)

M9s6fxs1cOh1yRn6yOfh1cVsy6bsxcT3cybscwPS

MFshsRmysc6fhyRfic1OIhmi1H

M2+s6nys1cOh1yRn6yOfh1p

MdfhyRficdOR6nOyR3

MPh1yRn6yOfhcxs6fxsR

Phhysyical

Bacht2)lS(ar

Acdr2)lS(ar

Bly hr2g(mrn

0rdaS(caSl(2g(mrnPR

Phhysyical

Bacht2)lS(ar

Acdr2)lS(ar

Bly hr2g(mrn

0rdaS(caSl(2g(mrn1R1e6bgOf26fgb2V2ur(r ci2)y Tldr2orwSdar d

41R1e6bgOf26fgb2V2ur(r ci2)y Tldr2orwSdar d

LnbbsG7scnt"&tt7cs&!c7Fsa'7smd&-

5sntsF76&nF7cs+6Fst6h7staFn!)s6P7F(an6!t

9s(si3sGnas+b()sF7)nta7F

OCr 2:ilI0S rhaSl(2g(ar yTab cTsBSw(

Hr lPynSiSc p

62326(ydrm

PF6)F(hts(!csPF6"7c&F7ts*

727"&an6!*sy=i>s!7)(anN7Esy=.

1F(Ps%1<-2s"6!aF6bs+b()*

2Physical Ai acAdAre(2A0y2aBcyt

OrAgAn!rdsGr3Gi4ndrmir•ydr(G3y

M:IH3cyAo Bctiscal A4iyiyAp4C

MxRyAfy2+y cA0y2aBcytBAp1f8ADf8APf8AffC5

MxRyAo Bctiscal A6la cytApo6C5

MxRyA)99tyBBAfi++a 2AHelsFApXC

LxEPA4TPTPAp4C

NadariGtcG•dr5*'6-7

4od3ariGtcG•dr5*'6-7

A4•6dmy•h

3Gd43•ra553GiiGih

3GtmidG3i

MPnnra3Gr *r#mdr3GtmidG3ih

6y33GiFy•5m•triGtcG•dih

22Memory Address Generation

24•The following examples shows the CS:IP scheme of

Inserting a hexadecimal 0H (0000B)

3 4 B A 0 ( C S ) +

8 A B 4 ( I P )

3 D 6 5 4 (next address)34BA8AB4CSIP

44B9FCode segment

8AB4 (offset)

25Segment and Address register

26Summary of Registers & Pipeline of 8086 µP

FLAGSD

DXEUEU

Timing

Default AssignmentBIUBIU

CSDSESSS

PIPELINE

QUEUEC

SIDIFetch &