Design compiler get_pins

  • What is the Get_pins command?

    The get_pins command supports options that control the matching behavior of the wildcard character (*).
    Depending on the combination of options you use, you can make the wildcard character (*) respect or ignore individual levels of hierarchy..

  • The get_pins command supports options that control the matching behavior of the wildcard character (*).
    Depending on the combination of options you use, you can make the wildcard character (*) respect or ignore individual levels of hierarchy.
Jun 15, 2016Hi guys, I find this command get_pins -of_objects [ get_cells $cell ] but this give me the all pins of the cell, i want only the inputs pins  Design Compiler Command Needed | Forum for ElectronicsBefore synthesis, SDC is applied, but after synthesis, the pin name is clock synthesis with a generated clock by a macro (DC)[SOLVED] - Synopsys DC not constrainted endpointsMore results from www.edaboard.com
Creates a collection of pins that match the specified criteria. the -of_objects option. expression evaluates to true, the pin is included in the result.

Does design compiler support PG pins?

Design Compiler can accept RTL designs contai ning a small number of PG pin connections on macros.
The tool does not support a full PG net list for a block.
For example, the tool only supports designs that contain a small number of analog macros that have PG pins.
To instantiate PG pins in your RTL design, set the dc_allow_rtl_pgvariable to true.

How does design compiler search for an object?

When Design Compiler searches for an object, the search order is command dependent.
Objects include:

  • designs
  • cells
  • nets
  • references
  • and library cells.
    If you do not use a get_*command, Design Compiler uses an implicit find to locate the object.

    • How does pin_align_name Align_pin design compiler work?

    pin_align_name align_pin Design Compiler looks for the specified alignment pin in each cell in the column.
    If the alignment pin exists in a cell, the cell is aligned by use of the pin location.

    Pin is a platform for creating analysis tools.
    A pin tool comprises instrumentation, analysis and callback routines.
    Instrumentation routines are called when code that has not yet been recompiled is about to be run, and enable the insertion of analysis routines.
    Analysis routines are called when the code associated with them is run.
    Callback routines are only called when specific conditions are met, or when a certain event has occurred.
    Pin provides an extensive application programming interface (API) for instrumentation at different abstraction levels, from one instruction to an entire binary module.
    It also supports callbacks for many events such as library loads, system calls, signals/exceptions and thread creation events.

    Categories

    Design compiler pin port
    Design compiler pipeline
    Design compiler size_only
    Simple compiler design
    Simple compiler design programs
    Design compiler set_size_only
    Design compiler increase significant digits
    Design compiler timing report example
    Design compiler timing loop detected
    Synopsys design compiler timing report
    Design compiler constraints and timing reference manual
    Design compiler timing report
    Design compiler timing constraints
    Design compiler timing loop
    Design compiler timing
    Design compiler check_timing
    Design compiler prime time difference
    Design compiler report_timing path
    Design compiler set_timing_derate
    Design compiler uid-109